



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/724,387	11/28/2000	Kazutaka Inukai	SEL 226	7400

7590 09/01/2004

COOK, ALEX, McFARRON, MANZO,  
CUMMINGS & MEHLER, LTD.  
SUITE 2850  
200 WEST ADAMS STREET  
CHICAGO, IL 60606

EXAMINER

SHAPIRO, LEONID

ART UNIT	PAPER NUMBER
----------	--------------

2673

DATE MAILED: 09/01/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b> 09/724,387	<b>Applicant(s)</b> INUKAI, KAZUTAKA	
	<b>Examiner</b> Leonid Shapiro	<b>Art Unit</b> 2673	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☐ Responsive to communication(s) filed on \_\_\_\_.
- 2a) ☐ This action is **FINAL**.      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-67 is/are pending in the application.  
4a) Of the above claim(s) \_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1,2,4-8,10-17 and 19-67 is/are rejected.
- 7) ☒ Claim(s) 3,9 and 18 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 28 November 2000 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☒ All    b) ☐ Some \*    c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |   |  |
|---|--|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. ____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)  | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)            |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date <u>11.28.00; 06.25.01</u> . | 6) <input type="checkbox"/> Other: ____  |

### ***Drawings***

1. Figures 18-20 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawing sheets are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

### ***Specification***

2. The disclosure is objected to because of the following informalities: on page 56 "the current supply line is item 3808, but in Figures it is item 3807.

Appropriate correction is required.

### ***Double Patenting***

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

3. Claims 1-67 are rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 1-49 of U.S. Patent No. 6,548,960. Although the conflicting claims are not identical, they are not patentably distinct from each other because they are pertinent to the same invention with some parts being duplicated, like switching TFTs, driver TFTs and eliminating TFTs.

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1-2, 4, 7-8, 10, 13-15, 17, 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamada et al. (US Patent No. 5,990,629) in view of Shiotani et al. (JP 10-214060).

As to claim 1, Yamada et al. teaches an electronic device (See Fig. 1, Col. 1, Lines 5-9) comprising:

a source line driver circuit (See Fig. 1, item 4, Col. 5, Lines 46-51 and Fig. 17, item 4, Col. 29, Lines 35-58);

a first gate signal line driver circuit (in the reference equivalent to gate driver) (See Fig. 1, item 2, Col. 5, Lines 46-51 and Fig. 17, item 2, Col. 29, Lines 35-58);

a second gate signal line driver circuit (equivalent in the reference to common driver) (See Fig. 1, item 5, Col. 5, Lines 46-51 and Fig. 17, item 5, Col. 29, Lines 35-58); and

a pixel portion including plurality of pixels (Fig. 17, items 51-53, Cp, Col. 29, Lines 40-43);

wherein plurality of pixels each have an EL element (Fig. 17, item 51, Col. 29, Lines 40-43), an EL driving TFT for controlling luminescence of each of the EL elements (Fig. 17, item 52, Col. 29, Lines 40-43), a switching TFT (in the reference "a selection transistor") (Fig. 17, item 53, Col. 29, Lines 40-43),

wherein switching TFT is controlled by first gate signal line driver circuit (See Fig. 17, items 3, 53, GL, Col. 29, Lines 44-49), and

wherein a gray-scale display is performed by controlling a luminescent time of plurality of EL elements (See Fig. 5, item 2m, Col. 13, Lines 13-57 and Table 1).

Yamada et al. does not show an eliminating TFT for controlling EL driving TFT.

Shiotani et al. teaches an eliminating TFT (equivalent in the Shiotani et al. reference to TFT switch S2) for controlling EL driving TFT (See Drawing 8, items S2, Q4, in Detailed description See page 6, paragraphs 0026-0027).

It would have been obvious to one of ordinary skill in the art at the time of invention to incorporate teaching of Shiotani et al. into the Yamada et al. system and control eliminating TFT by second gate driver circuit in order to enable gradational representation (See Abstract in the of Shiotani et al. reference).

Art Unit: 2673

As to claims 2, 8, 17 Yamada et al. teaches switching and EL driving TFTs are at least one of a N channel or a P channel TFTs (See Fig. 1, item 12-13, Col. 6, Lines 57-62) and Shiotani et al. teaches eliminating TFTs are at least one of a N channel or a P channel TFTs (See Drawing 8, items S2, Q4, in Detailed description See page 6, paragraphs 0026-0027).

As to claims 4, 10, 19 Yamada et al. teaches a computer, which uses electronic device (See Col. 13, Lines 53-57).

As to claim 7, Yamada et al. teaches an electronic device (See Fig. 1, Col. 1, Lines 5-9) comprising:

- a source line driver circuit connected to a plurality of source signal lines (See Fig. 1, item 4, Col. 5, Lines 46-51 and Fig. 17, items 4, Y1, Y2,..., Col. 29, Lines 35-58);

- a first gate signal line driver (in the reference equivalent to gate driver) circuit connected to a plurality of first gate signal lines (in the reference equivalent to gate signal lines) (See Fig. 1, item 2, Col. 5, Lines 46-51 and Fig. 17, items 2, X1, X2,..., Col. 29, Lines 35-58);

- a second gate signal line driver circuit (equivalent in the reference to common driver) connected to a plurality of second gate signal lines (equivalent in the reference to common signal lines) (See Fig. 1, item 5, Col. 5, Lines 46-51 and Fig. 17, items 5, Z1, Z2,..., Col. 29, Lines 35-58); and

- a pixel portion including plurality of pixels (Fig. 17, items 51-53, Cp, Col. 29, Lines 40-43);

Art Unit: 2673

wherein plurality of pixels each have an EL element (Fig. 17, item 51, Col. 29, Lines 40-43), an EL driving TFT for controlling luminescence of each of the EL elements (Fig. 17, item 52, Col. 29, Lines 40-43), a switching TFT (in the reference "a selection transistor") (Fig. 17, item 53, Col. 29, Lines 40-43),

wherein switching TFT is controlled by first gate signal line driver circuit (See Fig. 17, items 3, 53, GL, Col. 29, Lines 44-49), and

wherein a gray-scale display is performed by controlling a luminescent time of plurality of EL elements (See Fig. 5, item 2m, Col. 13, Lines 13-57 and Table 1).

Yamada et al. does not show an eliminating TFT for controlling EL driving TFT and power supply line, wherein one of a source and a drain region of eliminating TFT is connected to power supply line, and another is connected to gate electrode of EL driving TFT.

Shiotani et al. teaches an eliminating TFT (equivalent in the Shiotani et al. reference to TFT switch S2) for controlling EL driving TFT (See Drawing 8, items S2, Q4, in Detailed description See page 6, paragraphs 0026-0027), power supply line (See Drawing 6, item Ps'), wherein one of a source and a drain region of eliminating TFT is connected to power supply line, and another is connected to gate electrode (in reference equivalent to drain or source) of EL driving TFT (See Drawing 6, items S2, Ps').

It would have been obvious to one of ordinary skill in the art at the time of invention to incorporate teaching of Shiotani et al. into the Yamada et al. system and

Art Unit: 2673

control eliminating TFT by second gate driver circuit in order to enable gradational representation (See Abstract in the of Shiotani et al. reference).

As to claim 13, Yamada et al. teaches an electronic device (See Fig. 1, Col. 1, Lines 5-9) comprising:

a source line driver circuit connected to a plurality of source signal lines (See Fig. 1, item 4, Col. 5, Lines 46-51 and Fig. 17, items 4, Y1, Y2,..., Col. 29, Lines 35-58);

a first gate signal line driver (in the reference equivalent to gate driver) circuit connected to a plurality of first gate signal lines (in the reference equivalent to gate signal lines) (See Fig. 1, item 2, Col. 5, Lines 46-51 and Fig. 17, items 2, X1, X2,..., Col. 29, Lines 35-58);

a second gate signal line driver circuit (equivalent in the reference to common driver) connected to a plurality of second gate signal lines (equivalent in the reference to common signal lines) (See Fig. 1, item 5, Col. 5, Lines 46-51 and Fig. 17, items 5, Z1, Z2,..., Col. 29, Lines 35-58); and

a pixel portion including plurality of pixels (Fig. 17, items 51-53, Cp, Col. 29, Lines 40-43);

wherein plurality of pixels each have an EL element (Fig. 17, item 51, Col. 29, Lines 40-43), an EL driving TFT for controlling luminescence of each of the EL elements (Fig. 17, item 52, Col. 29, Lines 40-43), a switching TFT (in the reference "a selection transistor") (Fig. 17, item 53, Col. 29, Lines 40-43),



Art Unit: 2673

wherein EL element includes a pixel electrode, an opposing electrode held at a constant electric potential, and an EL layer formed between pixel electrode and opposing electrode (See Fig. 17, item 51, from Col. 29, Line 66 to Col. 30, Line 6);

wherein a gate electrode of switching TFT is connected to first gate signal lines (See Fig. 17, items 53, GL, Col. 29, Lines 44-49), and

wherein one of a source region and a drain region of switching TFT is connected to plurality of source signal lines, and another is connected to a gate electrode of EL driving TFT (See Fig. 17, items 52-53, Col. 29, Lines 40-44),

wherein one of a source region and a drain region of EL driving TFT is connected to the power supply line (in the reference common driver lines) (See Fig. 17, items 52, Z1, Z2, ...,) and another is connected to a pixel electrode of EL element (See Fig. 17, items 51-52, Col. 29, Lines 35-59).

Yamada et al. does not show an eliminating TFT for controlling EL driving TFT and power supply line held at a constant electric potential, wherein one of a source and a drain region of eliminating TFT is connected to power supply line, and another is connected to gate electrode of EL driving TFT.

Shiotani et al. teaches an eliminating TFT (equivalent in the Shiotani et al. reference to TFT switch S2) for controlling EL driving TFT (See Drawing 8, items S2, Q4, in Detailed description See page 6, paragraphs 0026-0027), power supply line (See Drawing 6, item Ps'), wherein one of a source and a drain region of eliminating TFT is connected to power supply line held at a constant electric potential, and another is

Art Unit: 2673

connected to gate electrode (in reference equivalent to drain or source) of EL driving TFT (See Drawing 6, items S2, Ps').

It would have been obvious to one of ordinary skill in the art at the time of invention to incorporate teaching of Shiotani et al. into the Yamada et al. system and control eliminating TFT by second gate driver circuit in order to enable gradational representation (See Abstract in the of Shiotani et al. reference).

As to claims 14-15, Yamada et al. teaches EL layer is low molecular organic material is made of Alq3 (See Col. 8, Lines 26-31).

5. Claims 5, 11, 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamada et al. and Shiotani et al. as applied to claims 1, 7, 13 above, and further in view of Chiu (US Patent No. 5,606,348).

Yamada et al. and Shiotani et al. do not show video camera which uses electronic device according to claim 1.

Chiu teaches EL device used to display video camera signals (See Col. 2, Lines 33-46).

It would have been obvious to one of ordinary skill in the art at the time of invention to incorporate teaching of Chui into Shiotani et al. and the Yamada et al. system in order to enable gradational representation.

Art Unit: 2673

6. Claims 6, 12, 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamada et al. and Shiotani et al. as applied to claims 1, 7, 13 above, and further in view of Okayama et al. (US Patent No. 5,899,575).

Yamada et al. and Shiotani et al. do not show DVD player which uses electronic device according to claim 1.

Okayama et al. teaches EL device used to display DVD player signals (See Col. 6, Lines 19-36).

It would have been obvious to one of ordinary skill in the art at the time of invention to incorporate teaching of Okayama et al. into Shiotani et al. and the Yamada et al. system in order to enable gradational representation.

7. Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yamada et al. and Shiotani et al. as applied to claim 13 above, and further in view of Hsieh (US Patent No. 5,876,865).

Yamada et al. and Shiotani et al. do not show polymer organic material is made of PPV.

Hsieh teaches polymer organic material is made of PPV (See Col. 2, Lines 7-33).

It would have been obvious to one of ordinary skill in the art at the time of invention to incorporate teaching of Hsieh into Shiotani et al. and the Yamada et al. system in order to enable gradational representation.

Art Unit: 2673

8. Claim 60-61, 64-65 are rejected under 35 U.S.C. 103(a) as being unpatentable over Osada et al. (US Patent No. 6,504,520 B1) in view of Yamada et al.

As to claim 60, Osada et al. teaches an electronic device (See Col. 1, Lines 16-20) comprising a source signal line driver circuit (See Fig. 1, item 4, Col. 3, Lines 34-55), a first gate signal driver circuit (See Fig. 1, item 2, Col. 3, Lines 34-55), a second gate signal line driver circuit (See Fig. 1, item 3, Col. 3, Lines 34-55), and a pixel portion including a plurality of pixels (See Fig. 1, item 1, Col. 3, Lines 34-66),

wherein plurality of pixels have a plurality of EL elements (See Fig. 1, item 3, Col. 3, Lines 34-40), and wherein respective drives of plurality of EL elements are controlled by a signal outputted from source signal line driver circuit (See Fig. 1, item 4, Col. 3, Lines 56-66), a first selecting signal outputted from first gate signal line driver circuit (See Fig. 1, item 2, Col. 3, Lines 56-66), and a second selecting signal outputted from second gate signal line driver circuit (See Fig. 1, item 3, Col. 3, Lines 56-66).

Osada et al. does not show EL elements are controlled by a digital data signal.

Yamada et al. teaches EL elements are controlled by a digital data signal (See Fig. 5, item 2I, Table 1, Col. 10, Lines 41-51),

It would have been obvious to one of ordinary skill in the art at the time of invention to incorporate teaching of Yamada et al. into Osada et al. system in order to provide an EL display apparatus with high image quality (See Col. 2, Lines 10-16 in the Yamada et al. reference).

Art Unit: 2673

As to claim 64, Osada et al. teaches an electronic device (See Col. 1, Lines 16-20) comprising a source signal line driver circuit (See Fig. 1, item 4, Col. 3, Lines 34-55), a first gate signal driver circuit (See Fig. 1, item 2, Col. 3, Lines 34-55), a second gate signal line driver circuit (See Fig. 1, item 3, Col. 3, Lines 34-55), and a pixel portion including a plurality of pixels (See Fig. 1, item 1, Col. 3, Lines 34-66),

wherein plurality of pixels have a plurality of EL elements (See Fig. 1, item 3, Col. 3, Lines 34-40), and wherein respective drives of plurality of EL elements are controlled by a signal outputted from source signal line driver circuit (See Fig. 1, item 4, Col. 3, Lines 56-66), a first selecting signal outputted from first gate signal line driver circuit (See Fig. 1, item 2, Col. 3, Lines 56-66), and a second selecting signal outputted from second gate signal line driver circuit (See Fig. 1, item 3, Col. 3, Lines 56-66).

Osada et al. does not show EL elements, wherein a luminescent time is controlled by a digital data signal to perform gray-scale display.

Yamada et al. teaches EL elements, wherein a luminescent time is controlled by a digital data signal to perform gray-scale display (See Fig. 5, item 2I, Table 1, Col. 10, Lines 41-51),

It would have been obvious to one of ordinary skill in the art at the time of invention to incorporate teaching of Yamada et al. into Osada et al. system in order to provide an EL display apparatus with high image quality (See Col. 2, Lines 10-16 in the Yamada et al. reference).

Art Unit: 2673

As to claims 61, 65 Yamada et al. teaches a computer, which uses electronic device according to claims 60, 64 (See Col. 13, Lines 53-57).

9. Claims 62, 66 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamada et al. and Osada et al. as applied to claims 60, 64 above, and further in view of Chiu (US Patent No. 5,606,348).

Yamada et al. and Osada et al. do not show video camera which uses electronic device according to claim 1.

Chiu teaches EL device used to display video camera signals (See Col. 2, Lines 33-46).

It would have been obvious to one of ordinary skill in the art at the time of invention to incorporate teaching of Chui into Osada et al. and the Yamada et al. system in order to enable gradational representation.

10. Claims 63, 67 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamada et al. and Osada et al. as applied to claims 60, 64 above, and further in view of Okayama et al. (US Patent No. 5,899,575).

Yamada et al. and Osada et al. do not show DVD player which uses electronic device according to claim 1.

Okayama et al. teaches EL device used to display DVD player signals (See Col. 6, Lines 19-36).

Art Unit: 2673

It would have been obvious to one of ordinary skill in the art at the time of invention to incorporate teaching of Okayama et al. into Osada et al. and the Yamada et al. system in order to enable gradational representation.

11. Claims 3, 9, 18 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

12. Relative to claims 3, 9 and 18 the major difference between the teaching of the prior art of record (US Patent No. 5,990,629, Yamada et al. and JP 10-214060, Shiotani et al.) and the instant invention is that the prior art **does not teach** exact interconnections between driving TFT, eliminating TFT, power supply and EL element.

### ***Telephone inquire***


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Leonid Shapiro whose telephone number is 703-305-5661. The examiner can normally be reached on 8 a.m. to 5 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala can be reached on 703-305-4938. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2673

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Ls 08-10-04

A handwritten signature in black ink, appearing to read 'Vijay Shankar', with a long, sweeping horizontal stroke extending to the right.

**VIJAY SHANKAR  
PRIMARY EXAMINER**